Business calendar
Weekly listing of networking groups, seminars, Toastmasters meetings, and more. Updated Mondays.
Personal tech calendar Weekly listings of user-group meetings, discussions and presentations. Updated Mondays.
FREE EVENT: ONLINE DEMO
Analog/Mixed-Signal Simulation with ADVance MS
ADVance MS (ADMS) is a single-kernel simulation environment that enables users to optimize accuracy and performance, regardless of design style. ADMS incorporates ModelSim for digital simulations, Eldo for analog and frequency domain, Mach for fast transistor-level simulations, and Eldo-RF for modulated steady-state simulation. Find out more and register now
FREE EVENT: ONLINE DEMO
Custom IC Design: Physical Layout, Routing and Assembly
The Mentor Graphics IC Station tool suite offers many ways to maximize IC layout productivity, including schematic-driven layout and parameterized device generators. The new ICassemble tool automates chip assembly, floorplanning and top-level routing. Find out more and register now.
FREE EVENT: ONLINE DEMO
DSM Physical Verification with Calibre DRC/LVS
The Calibre product family is the industry standard for DSM physical verification and sub-wavelength manufacturability. This demo shows how Calibre offers solutions for DRC, LVS, silicon vs. layout, and ERC-and addresses the feature sizes and complexity of DSM designs well into the future. Find out more and register now.
FREE EVENT: ONLINE DEMO
Calibre Interactive(tm) Physical Verification
Calibre Interactive(tm) is the universal Calibre invocation GUI that enables a single physical verification platform for both interactive (cell/block) and batch (full-chip) verification from within popular layout environments, such as Cadence Virtuoso and Mentor Graphics IC Station. This demo shows Calibre Interactive operating within the Cadence Virtuoso environment. Find out more and register now.
FREE EVENT: ONLINE DEMO
Calibre xRC: High-Performance Parasitic Extraction
Calibre xRC offers both high accuracy and high performance parasitic extraction capability for large SoC designs. Calibre xRC utilizes the Calibre hierarchical engine to achieve design style independence and unparalleled performance, while leveraging the transistor-level extraction and analysis capabilities of the xCalibre flat extraction tool. Find out more and register now.
